Services - tools - models - for embedded software development
Embecosm divider strip
Prev  Next

4.1.5.  Or1ksim: the OpenRISC 1000 Architectural Simulator

Or1ksim is an instruction set simulator (ISS) for the OpenRISC 1000 architecture. At present only the 32-bit architecture is modeled. In addition to modeling the core processor, Or1ksim can model a number of peripherals, to provide the functionality of a complete System-on-Chip (SoC).

Or1ksim implements the RSP server side. It is the implementation of this RSP server which forms the example for this application note.

Embecosm divider strip