[1] A loosely coupled parallel LISP execution system. International Specialist Seminar on the Design and Application of Parallel Digital Processors, 11-15 Apr 1988. pp 128-133.
[2] SoC Debug Interface. Issue 3.0 OpenCores (www.opencores.org). 14 April 2004. Available from the OpenCores Subversion tree at http://www.opencores.org/ocsvn/dbg_interface/dbg_interface/trunk/doc/DbgSupp.pdf.
[3] IEEE 1149.1 Test Access Port. Issue 2.0. OpenCores (www.opencores.org). 30 January 2004. Available from the OpenCores Subversion tree at http://www.opencores.org/ocsvn/jtag/jtag/trunk/tap/doc/jtag.pdf.
[4] Embecosm Application Note 2. The OpenCores OpenRISC 1000 Simulator and Tool Chain: Installation Guide. Embecosm Limited, June 2008.