A new class, TermSyncSC
derived from
TermSC
implements the additional functionality
for synchronized timing.
As with the UART (see Section 8.4), the terminal will model the time taken to put the bits of a character on its Tx port. This mirrors the arrangement with the UART, so when the two are connected, delays in both directions are correctly modeled.